



#4/Electronic
1.23.03
C. Moore

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: **HASHIMOTO, Hiroshi et al.**

Group Art Unit: 2814

Serial No.: 10/083,533

Examiner: **LE, Thao X.**

Filed: **February 27, 2002**

P.T.O. Confirmation No.: 6400

For: **SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
AND METHOD OF PRODUCING THE SAME**

RESPONSE TO THE RESTRICTION REQUIREMENT
DATED DECEMBER 30, 2002

Commissioner for Patents
Washington, D.C. 20231

Date: January 21, 2003

Sir:

This paper is submitted in response to the Official Action dated **December 30, 2002**.

In the Action, restriction is required between Group (I), Claims 1-15, drawn to a semiconductor device; and Group (II), Claims 16-39, drawn to a process of making a semiconductor device.

Applicants hereby elect the subject matter of Group (I), Claims 1-15 for prosecution in this application. This election is made without traverse, it being understood that the applicants' rights to the filing of a divisional application directed to the non-elected subject matter under 35 USC 120 and 35 USC 121 are retained.

In the event that this paper is not timely filed, applicants hereby petition for an appropriate extension of time. The fee for any such extension may be charged to our Deposit Account No. 01-2340.

RECEIVED
JAN 22 2003
TECHNOLOGY CENTER 2800

In the event any additional fees are required in connection with this response, please
charge our Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN & HATTORI, LLP



William G. Kratz, Jr.
Attorney for Applicant
Reg. No. 22,631

WGK/nrp

Atty. Docket No. **020244**
Suite 1000, 1725 K Street, N.W.
Washington, D.C. 20006
(202) 659-2930



23850

PATENT TRADEMARK OFFICE